Microprocessor Architecture

From Simple Pipelines to Chip Multiprocessors

Nonfiction, Computers, Computer Hardware, Input-Output Equipment, General Computing
Cover of the book Microprocessor Architecture by Jean-Loup Baer, Cambridge University Press
View on Amazon View on AbeBooks View on Kobo View on B.Depository View on eBay View on Walmart
Author: Jean-Loup Baer ISBN: 9780511739132
Publisher: Cambridge University Press Publication: December 7, 2009
Imprint: Cambridge University Press Language: English
Author: Jean-Loup Baer
ISBN: 9780511739132
Publisher: Cambridge University Press
Publication: December 7, 2009
Imprint: Cambridge University Press
Language: English

This book gives a comprehensive description of the architecture of microprocessors from simple in-order short pipeline designs to out-of-order superscalars. It discusses topics such as: • The policies and mechanisms needed for out-of-order processing such as register renaming, reservation stations, and reorder buffers • Optimizations for high performance such as branch predictors, instruction scheduling, and load-store speculations • Design choices and enhancements to tolerate latency in the cache hierarchy of single and multiple processors • State-of-the-art multithreading and multiprocessing emphasizing single chip implementations Topics are presented as conceptual ideas, with metrics to assess the performance impact, if appropriate, and examples of realization. The emphasis is on how things work at a black box and algorithmic level. The author also provides sufficient detail at the register transfer level so that readers can appreciate how design features enhance performance as well as complexity.

View on Amazon View on AbeBooks View on Kobo View on B.Depository View on eBay View on Walmart

This book gives a comprehensive description of the architecture of microprocessors from simple in-order short pipeline designs to out-of-order superscalars. It discusses topics such as: • The policies and mechanisms needed for out-of-order processing such as register renaming, reservation stations, and reorder buffers • Optimizations for high performance such as branch predictors, instruction scheduling, and load-store speculations • Design choices and enhancements to tolerate latency in the cache hierarchy of single and multiple processors • State-of-the-art multithreading and multiprocessing emphasizing single chip implementations Topics are presented as conceptual ideas, with metrics to assess the performance impact, if appropriate, and examples of realization. The emphasis is on how things work at a black box and algorithmic level. The author also provides sufficient detail at the register transfer level so that readers can appreciate how design features enhance performance as well as complexity.

More books from Cambridge University Press

Cover of the book Transitional Justice, International Assistance, and Civil Society by Jean-Loup Baer
Cover of the book Organising Music by Jean-Loup Baer
Cover of the book Drawn from the Ground by Jean-Loup Baer
Cover of the book Integration of Passive RF Front End Components in SoCs by Jean-Loup Baer
Cover of the book The DRCOG Revision Guide by Jean-Loup Baer
Cover of the book Liberalising Trade in the EU and the WTO by Jean-Loup Baer
Cover of the book Anti-Jewish Violence in Poland, 1914–1920 by Jean-Loup Baer
Cover of the book Benefaction and Rewards in the Ancient Greek City by Jean-Loup Baer
Cover of the book Legal Education in the Digital Age by Jean-Loup Baer
Cover of the book Beyond Shariati by Jean-Loup Baer
Cover of the book Lectures on Lyapunov Exponents by Jean-Loup Baer
Cover of the book Software Receiver Design by Jean-Loup Baer
Cover of the book The Cambridge History of Communism: Volume 2, The Socialist Camp and World Power 1941–1960s by Jean-Loup Baer
Cover of the book The Landscape of Pastoral Care in 13th-Century England by Jean-Loup Baer
Cover of the book The Right to Dress by Jean-Loup Baer
We use our own "cookies" and third party cookies to improve services and to see statistical information. By using this website, you agree to our Privacy Policy