Plasma Etching Processes for CMOS Devices Realization

Nonfiction, Science & Nature, Technology, Material Science, Electronics
Cover of the book Plasma Etching Processes for CMOS Devices Realization by , Elsevier Science
View on Amazon View on AbeBooks View on Kobo View on B.Depository View on eBay View on Walmart
Author: ISBN: 9780081011966
Publisher: Elsevier Science Publication: January 25, 2017
Imprint: ISTE Press - Elsevier Language: English
Author:
ISBN: 9780081011966
Publisher: Elsevier Science
Publication: January 25, 2017
Imprint: ISTE Press - Elsevier
Language: English

Plasma etching has long enabled the perpetuation of Moore's Law. Today, etch compensation helps to create devices that are smaller than 20 nm. But, with the constant downscaling in device dimensions and the emergence of complex 3D structures (like FinFet, Nanowire and stacked nanowire at longer term) and sub 20 nm devices, plasma etching requirements have become more and more stringent. Now more than ever, plasma etch technology is used to push the limits of semiconductor device fabrication into the nanoelectronics age. This will require improvement in plasma technology (plasma sources, chamber design, etc.), new chemistries (etch gases, flows, interactions with substrates, etc.) as well as a compatibility with new patterning techniques such as multiple patterning, EUV lithography, Direct Self Assembly, ebeam lithography or nanoimprint lithography. This book presents these etch challenges and associated solutions encountered throughout the years for transistor realization.

  • Helps readers discover the master technology used to pattern complex structures involving various materials
  • Explores the capabilities of cold plasmas to generate well controlled etched profiles and high etch selectivities between materials
  • Teaches users how etch compensation helps to create devices that are smaller than 20 nm
View on Amazon View on AbeBooks View on Kobo View on B.Depository View on eBay View on Walmart

Plasma etching has long enabled the perpetuation of Moore's Law. Today, etch compensation helps to create devices that are smaller than 20 nm. But, with the constant downscaling in device dimensions and the emergence of complex 3D structures (like FinFet, Nanowire and stacked nanowire at longer term) and sub 20 nm devices, plasma etching requirements have become more and more stringent. Now more than ever, plasma etch technology is used to push the limits of semiconductor device fabrication into the nanoelectronics age. This will require improvement in plasma technology (plasma sources, chamber design, etc.), new chemistries (etch gases, flows, interactions with substrates, etc.) as well as a compatibility with new patterning techniques such as multiple patterning, EUV lithography, Direct Self Assembly, ebeam lithography or nanoimprint lithography. This book presents these etch challenges and associated solutions encountered throughout the years for transistor realization.

More books from Elsevier Science

Cover of the book New Therapeutics for Traumatic Brain Injury by
Cover of the book The Coal Handbook: Towards Cleaner Production by
Cover of the book Smart Clothes and Wearable Technology by
Cover of the book Advances in Heat Transfer by
Cover of the book Organic Structure Determination Using 2-D NMR Spectroscopy by
Cover of the book Toxicology: What Everyone Should Know by
Cover of the book Chemical Engineering Volume 2 by
Cover of the book Complex Numbers by
Cover of the book Principles of Textile Finishing by
Cover of the book Theory of Beams by
Cover of the book Between the Lines of Genetic Code by
Cover of the book Wear of Orthopaedic Implants and Artificial Joints by
Cover of the book Interval Finite Element Method with MATLAB by
Cover of the book Polymer Modified Bitumen by
Cover of the book FISMA and the Risk Management Framework by
We use our own "cookies" and third party cookies to improve services and to see statistical information. By using this website, you agree to our Privacy Policy