Plasma Etching Processes for Interconnect Realization in VLSI

Nonfiction, Science & Nature, Technology, Technical & Manufacturing Industries & Trades, Manufacturing
Cover of the book Plasma Etching Processes for Interconnect Realization in VLSI by , Elsevier Science
View on Amazon View on AbeBooks View on Kobo View on B.Depository View on eBay View on Walmart
Author: ISBN: 9780081005903
Publisher: Elsevier Science Publication: April 14, 2015
Imprint: ISTE Press - Elsevier Language: English
Author:
ISBN: 9780081005903
Publisher: Elsevier Science
Publication: April 14, 2015
Imprint: ISTE Press - Elsevier
Language: English

This is the first of two books presenting the challenges and future prospects of plasma etching processes for microelectronics, reviewing the past, present and future issues of etching processes in order to improve the understanding of these issues through innovative solutions.

This book focuses on back end of line (BEOL) for high performance device realization and presents an overview of all etch challenges for interconnect realization as well as the current etch solutions proposed in the semiconductor industry. The choice of copper/low-k interconnect architecture is one of the keys for integrated circuit performance, process manufacturability and scalability.

Today, implementation of porous low-k material is mandatory in order to minimize signal propagation delay in interconnections. In this context, the traditional plasma process issues (plasma-induced damage, dimension and profile control, selectivity) and new emerging challenges (residue formation, dielectric wiggling) are critical points of research in order to control the reliability and reduce defects in interconnects. These issues and potential solutions are illustrated by the authors through different process architectures available in the semiconductor industry (metallic or organic hard mask strategies).

  • Presents the difficulties encountered for interconnect realization in very large-scale integrated (VLSI) circuits
  • Focused on plasma-dielectric surface interaction
  • Helps you further reduce the dielectric constant for the future technological nodes
View on Amazon View on AbeBooks View on Kobo View on B.Depository View on eBay View on Walmart

This is the first of two books presenting the challenges and future prospects of plasma etching processes for microelectronics, reviewing the past, present and future issues of etching processes in order to improve the understanding of these issues through innovative solutions.

This book focuses on back end of line (BEOL) for high performance device realization and presents an overview of all etch challenges for interconnect realization as well as the current etch solutions proposed in the semiconductor industry. The choice of copper/low-k interconnect architecture is one of the keys for integrated circuit performance, process manufacturability and scalability.

Today, implementation of porous low-k material is mandatory in order to minimize signal propagation delay in interconnections. In this context, the traditional plasma process issues (plasma-induced damage, dimension and profile control, selectivity) and new emerging challenges (residue formation, dielectric wiggling) are critical points of research in order to control the reliability and reduce defects in interconnects. These issues and potential solutions are illustrated by the authors through different process architectures available in the semiconductor industry (metallic or organic hard mask strategies).

More books from Elsevier Science

Cover of the book Aminopyridines and Similarly Acting Drugs: Effects on Nerves, Muscles and Synapses by
Cover of the book The Teeth of Non-Mammalian Vertebrates by
Cover of the book Advanced Bioprocessing for Alternative Fuels, Biobased Chemicals, and Bioproducts by
Cover of the book The Urban Climate by
Cover of the book Advances in Cattle Welfare by
Cover of the book Catalogue of the Cicadoidea (Hemiptera: Auchenorrhyncha) by
Cover of the book Commercial Ship Surveying by
Cover of the book Web Application Design Patterns by
Cover of the book Surface Acoustic Wave Devices and Their Signal Processing Applications by
Cover of the book Cargo Theft, Loss Prevention, and Supply Chain Security by
Cover of the book Signal Processing for Neuroscientists by
Cover of the book Baking Problems Solved by
Cover of the book Advances in Clinical Chemistry by
Cover of the book Multiple Stressors in River Ecosystems by
Cover of the book Security Leader Insights for Risk Management by
We use our own "cookies" and third party cookies to improve services and to see statistical information. By using this website, you agree to our Privacy Policy