The Source/Drain Engineering of Nanoscale Germanium-based MOS Devices

Nonfiction, Science & Nature, Technology, Electronics, Semiconductors, Circuits
Cover of the book The Source/Drain Engineering of Nanoscale Germanium-based MOS Devices by Zhiqiang Li, Springer Berlin Heidelberg
View on Amazon View on AbeBooks View on Kobo View on B.Depository View on eBay View on Walmart
Author: Zhiqiang Li ISBN: 9783662496831
Publisher: Springer Berlin Heidelberg Publication: March 24, 2016
Imprint: Springer Language: English
Author: Zhiqiang Li
ISBN: 9783662496831
Publisher: Springer Berlin Heidelberg
Publication: March 24, 2016
Imprint: Springer
Language: English

This book mainly focuses on reducing the high parasitic resistance in the source/drain of germanium nMOSFET. With  adopting of the Implantation After Germanide (IAG) technique, P and Sb co-implantation technique and Multiple Implantation and Multiple Annealing (MIMA) technique, the electron Schottky barrier height of NiGe/Ge contact is modulated to 0.1eV, the thermal stability of NiGe is improved to 600℃ and the contact resistivity of metal/n-Ge contact is drastically reduced to 3.8×10−7Ω•cm2, respectively. Besides, a reduced  source/drain parasitic resistance is demonstrated in the  fabricated Ge nMOSFET. Readers will find useful information about the source/drain engineering technique for high-performance CMOS devices at future technology node.

View on Amazon View on AbeBooks View on Kobo View on B.Depository View on eBay View on Walmart

This book mainly focuses on reducing the high parasitic resistance in the source/drain of germanium nMOSFET. With  adopting of the Implantation After Germanide (IAG) technique, P and Sb co-implantation technique and Multiple Implantation and Multiple Annealing (MIMA) technique, the electron Schottky barrier height of NiGe/Ge contact is modulated to 0.1eV, the thermal stability of NiGe is improved to 600℃ and the contact resistivity of metal/n-Ge contact is drastically reduced to 3.8×10−7Ω•cm2, respectively. Besides, a reduced  source/drain parasitic resistance is demonstrated in the  fabricated Ge nMOSFET. Readers will find useful information about the source/drain engineering technique for high-performance CMOS devices at future technology node.

More books from Springer Berlin Heidelberg

Cover of the book Joint Meeting Munich 1968 by Zhiqiang Li
Cover of the book Euro-Par 2015: Parallel Processing by Zhiqiang Li
Cover of the book Multidisciplinary Treatment of Hepatocellular Carcinoma by Zhiqiang Li
Cover of the book Controversies in the Technical Aspects of ACL Reconstruction by Zhiqiang Li
Cover of the book Single Piles in Liquefiable Ground by Zhiqiang Li
Cover of the book The Trade Impact of European Union Preferential Policies by Zhiqiang Li
Cover of the book Inherited Chorioretinal Dystrophies by Zhiqiang Li
Cover of the book Prognostic Factors in Cancer by Zhiqiang Li
Cover of the book Practical Applications of Intelligent Systems by Zhiqiang Li
Cover of the book Network Economics and the Allocation of Savings by Zhiqiang Li
Cover of the book Aero and Vibroacoustics of Automotive Turbochargers by Zhiqiang Li
Cover of the book Understanding the Dynamics of Global Inequality by Zhiqiang Li
Cover of the book Vector Control of Three-Phase AC Machines by Zhiqiang Li
Cover of the book CAD Tools and Algorithms for Product Design by Zhiqiang Li
Cover of the book Hydrocarbons of Eastern Central Europe by Zhiqiang Li
We use our own "cookies" and third party cookies to improve services and to see statistical information. By using this website, you agree to our Privacy Policy